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Abstract:  This paper addresses the high-frequency performance 
limitations of graphene field-effect transistors (GFETs) caused by 
material imperfections. To understand these limitations, we 
performed a comprehensive study of the relationship between the 
quality of graphene and surrounding materials and the high-
frequency performance of GFETs fabricated on a silicon chip. We 
measured the transit frequency (fT) and the maximum frequency 
of oscillation (fmax) for a set of GFETs across the chip, and as a 
measure of the material quality, we chose low-field carrier 
mobility. The low-field mobility varied across the chip from 600 
cm2/Vs to 2000 cm2/Vs, while the fT and fmax frequencies varied 
from 20 GHz to 37 GHz. The relationship between these 
frequencies and the low-field mobility was observed 
experimentally and explained using a methodology based on a 
small-signal equivalent circuit model with parameters extracted 
from the drain resistance model and the charge-carrier velocity 
saturation model. Sensitivity analysis clarified the effects of 
equivalent-circuit parameters on the fT and fmax frequencies. To 
improve the GFET high-frequency performance, the 
transconductance was the most critical parameter, which could be 
improved by increasing the charge-carrier saturation velocity by 
selecting adjacent dielectric materials with optical phonon 
energies higher than that of SiO2. 
 
Index Terms— graphene, field-effect transistors, high 
frequency, transit frequency, maximum frequency of oscillation, 
microwave electronics, contact resistances, transconductance 
I. INTRODUCTION 
WING to an extremely high intrinsic carrier mobility of up 
to 105 cm2/Vs at room temperature [1, 2], graphene is 
considered a promising new channel material allowing for the 
development of new generation of field-effect transistors [3] for 
advanced mm-wave and sub-terahertz amplifiers. However, the 
high-frequency performance of state-of-the-art graphene field-
effect transistors (GFETs) is significantly reduced. The highest 
published extrinsic (measured) transit frequency (fT) and 
maximum frequency of oscillation (fmax) of GFETs are typically 
below 100 GHz [4]. For comparison, the high electron-mobility 
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transistors (HEMTs) based on III–V compounds, with low-field 
mobilities above 104 cm2/Vs, reveal a fT and fmax up to 1 THz at 
deep-sub-µm gate lengths [5]. The high-frequency performance 
of GFETs is currently limited by a number of intrinsic and 
extrinsic factors. In particular, the intrinsic zero-bandgap in 
graphene results in relatively high drain conductance, which 
limits the extrinsic fT and fmax of the GFETs [6]. An approach 
has been proposed to realize the drain-current saturation in 
GFETs without a bandgap formation but via velocity saturation 
of charge carriers at high fields [7]. This approach has recently 
been applied in the development of GFETs with a state-of-the-
art high-frequency performance operating in the velocity 
saturation mode [4, 8]. Nevertheless, there is a need to improve 
material quality and fabrication processes to minimize the 
extrinsic factors to fully exploit graphene for high-frequency 
applications. 
Extrinsic limitations of the fT and fmax are associated with 
parasitic coupling and loss, in part affected by imperfections in 
the graphene, adjacent dielectrics and interfaces. The effects of 
imperfections on low-field dc graphene properties have been 
extensively studied experimentally [9-13] and theoretically [14-
17] and are well understood. However, the carrier velocity at 
high field is a key parameter for the intrinsic performance at 
high frequencies. Theoretically, Monte Carlo simulations 
predict that the carrier velocity in graphene at high electric 
fields, i.e., up to 104 V/cm, should decrease with impurity 
concentration due to a decrease in the low-field mobility [18, 
19]. In previous studies, it was shown that within a certain range 
of impurity concentrations, the charged impurities do not limit 
the saturation velocity directly by the phonon mechanism but 
act as traps emitting charge carriers at high fields, which 
prevents the current from saturation and thus potentially limits 
the extrinsic fT and fmax [8]. Nevertheless, to the best of our 
knowledge, there are no published systematic studies on the 
dependencies between the quality of the graphene and adjacent 
dielectric materials and the high-frequency performance on the 
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GFETs, which is important for further development of 
transistors for high-frequency applications.  
In this work, we analyze the relationship between the 
graphene/dielectric material quality and the high-field high-
frequency performance of GFETs, i.e., the extrinsic fT and fmax 
at drain fields above 104 V/cm. The low field mobility is used 
as the most appropriate parameter to represent the material 
quality. We exploit the surface distribution of the 
graphene/dielectric material quality in terms of low field 
mobility caused by the lateral inhomogeneities and variations 
across the silicon chip surface. The dependencies are analyzed 
by combining models of the drain resistance, carrier velocity, 
saturation velocity and small-signal equivalent circuit. In 
addition, a sensitivity analysis is provided to clarify the relative 
significance of the equivalent-circuit parameters, hence, 
identifying a promising approach for improving GFET high-
frequency performance. 
II. METHOD 
Fig. 1(a) shows an SEM image of a typical two-finger gate 
GFET fabricated and studied in this work. GFETs with a total 
gate width (Wg) of 30 μm and gate length (Lg) ranging from 
0.5 µm to 2 µm were studied. Fig. 1(b) shows a 45° tilted SEM 
image of the gate area. The length of the ungated regions is 
0.1 µm. Fig. 2 shows the main distinguishable stages (i-iv) of 
GFET fabrication. The GFETs are fabricated using high-quality 
chemical vapor deposition (CVD) graphene with measured Hall 
mobility up to 7000 cm2/Vs. The graphene film is transferred 
onto a high resistivity silicon/silicon oxide (Si/SiO2) substrate 
with a SiO2 thickness of 1 µm. A relatively thick oxide layer 
allows for the reduction of parasitic-pad capacitances. In stage 
(i), the transferred graphene film is covered with a 5 nm thick 
Al2O3 layer [4], as indicated by the 1st dielectric layer in Fig. 2. 
The 1st dielectric layer encapsulates graphene in the GFET 
channel and protects it from contamination during further 
processing, thereby reducing the concentration of impurities at 
the interface between the graphene and the gate dielectric [4]. 
In stage (ii), the graphene/dielectric mesa and, subsequently, the 
drain and source contacts are patterned. Notice that before 
metal deposition in the openings of the source and drain contact 
areas, the 1st dielectric layer, which separates the graphene from 
the lithographic resist, is etched off for metal/graphene ohmic 
contact formation. Apparently, this process allows for the 
effective removal of e-beam resist residues, providing a rather 
clean interface between the graphene and the metal and 
resulting in an extremely low specific-width contact resistivity 
of the graphene/metal junctions down to 15 Ω⋅µm. In stage (iii), 
the 2nd dielectric layer is formed by an atomic layer deposition 
of Al2O3 that is 17 nm thick with a total gate dielectric thickness 
of 22 nm. The 2nd dielectric layer covers the graphene edges 
exposed at the mesa sidewalls and, hence, prevents short 
circuiting by the overlapping gate fingers. In stage (iv), the gate 
electrodes, source and drain contact pads are formed. All 
lithographic steps were performed using e-beam lithography, 
and e-beam evaporation was used for metallization. To verify 
the specific width contact resistivity of the graphene/metal 
junctions, typical transfer line method (TLM) test structures 
were designed and fabricated simultaneously with GFETs on 
the same Si chip. Similar GFET and TLM test structures were 
located at different positions on the Si chip within an area of 
approximately 10 mm × 5 mm. Not one of the fabricated 
GFETs was removed from the analysis as a random outlier. The 
surface distribution of the graphene/dielectric material quality 
over the Si chip surface allowed us to study the relationships 
between the material quality, dc and high-frequency 
performance of the GFETs via comparative analysis of the 
performance of transistors located at different positions on the 
chip. 
The dc and ac performance of the GFETs and TLM test 
structures are characterized at room temperature using a 
Keithley 2612B dual-channel source meter and an Agilent 
N5230A network analyzer, respectively. The dc and ac 
measurement methods were followed as published in [4]. The 
biasing conditions, i.e., the combination of the gate-source 
voltage (VGS) and the drain-source voltage (VDS), are optimized 
by the highest measured fT and fmax for each GFET. The output 
characteristics were recorded during the S-parameters 
measurements with a holding time of 30 s. According to our 
previous studies, this holding time is sufficient for stabilizing 
the capture and emission of charges due to traps at high fields 
[20]. Typically, the optimal VDS≈-1.1 V corresponds to the 
intrinsic drain field Eint≈1.5⋅104-2⋅104 V/cm, at which the 
effective velocity of the charge carriers saturates [4, 8]. The 
optimal VGS overdrive from the Dirac voltage (VDir-VGS) varies 
in the range of approximately 0-4.5 V and is higher for the 
lower material quality. 
Fig. 1. (a) SEM image of a GFET. (b) Magnified and 45° tilted view of the 
gate area in (a) corresponding to the dashed line box. 
Fig. 2. Main steps of the GFET fabrication. (i) Formation of the 1st dielectric 
layer, (ii) patterning of the dielectric/graphene mesa and formation of the 
source and drain contacts, (iii) deposition of the 2nd dielectric layer, and (iv) 
formation of the gate electrodes and source, along with the drain contact pads. 
Labels S, D and G indicate source, drain and gate electrodes, respectively. 
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III. RESULTS AND DISCUSSION 
A. Graphene quality and low-field mobility 
Fig. 3(a) shows the measured drain resistance (RDS) of two 
finger GFETs versus gate voltage. The drain resistance reveals 
a typical dependence with a maximum corresponding to the 
Dirac voltage (VDir). Therefore, we assume that Coulomb 
scattering dominates and that the mobility does not depend on 
the concentration of the charge carriers [21, 22]. This allows for 
finding the contact resistance (RC), low-field mobility (µ0) and 
residual concentration of charge carriers (n0) as fitting 
parameters by applying the semi-empirical drain-resistance 
model [23] 
𝑅𝑅𝐷𝐷𝐷𝐷 = 𝑅𝑅𝐶𝐶 + 𝐿𝐿𝑔𝑔𝑊𝑊𝑔𝑔 1𝑒𝑒µ0 1
�𝑛𝑛0
2+�(𝑉𝑉𝐺𝐺𝐺𝐺−𝑉𝑉𝐷𝐷𝐷𝐷𝐷𝐷)𝐶𝐶𝑜𝑜𝑜𝑜𝑒𝑒 �2                (1) 
𝑛𝑛 = �𝑛𝑛02 + ((𝑉𝑉𝐺𝐺𝐷𝐷 − 𝑉𝑉𝐷𝐷𝐷𝐷𝐷𝐷) 𝐶𝐶𝑜𝑜𝑜𝑜𝑒𝑒 )2                        (2) 
where e is the elementary charge and Cox is the gate 
capacitance per unit area. The Cox is calculated assuming the 
dielectric constant of Al2O3 is equal to 7.5 [24]. n is the total 
charge carrier density. It can be shown that the graphene 
quantum capacitance can be ignored. The RC includes the 
resistance of the ungated regions (Rung), see Fig. 1, and the 
resistance of the graphene/metal junction (Rmg). As shown in 
Fig. 3(a), the RDS dependence on VGS is asymmetric. This can 
be explained by lower electron mobility and higher contact 
resistance due to the formation of the p-n barrier between the n-
type gated channel and the p-type ungated region at a positive 
gate voltage overdrive [13, 25]. The solid line in the inset in 
Fig. 3(a) represents fitting by the drain-resistance model in the 
hole branch. Good agreement with the measured data confirms 
the assumption of Coulomb scattering and thus constant 
mobility. According to the self-consistent theory, the mobility 
limited by Coulomb scattering depends only on the charged 
impurity concentration and the dielectric constant of the 
substrate [13, 25]. The charged impurity concentration (nimp) 
plainly defines the residual concentration of the charge carriers 
as n0 = 0.2×nimp for graphene on SiO2 [21, 26]. Therefore, n0, 
found via the drain-resistance model, can be used as a material-
quality parameter when Coulomb scattering dominates [26]. 
The product of the low-field mobility and the residual-carrier 
concentration is constant, and for graphene on the SiO2 
substrate, it is n0⋅µ0 ≈ 1.5⋅1015 V-1s-1 [14]. Fig. 3(b) shows the 
residual charge-carrier concentration versus the inverse low-
field mobility of the GFETs located at different positions on the 
Si chip for 4 different gate lengths. It can be seen that at 
mobilities above approximately 1000 cm2/Vs, the product n0⋅µ0 
is close to the value of 1.5⋅1015 V-1s-1. Hence, this indicates that 
the product n0⋅µ0 can be assumed constant. The mobilities 
below approximately 1000 cm2/Vs (data points within the 
dashed curve area) are reduced in comparison with those given 
by the product n0⋅µ0 = 1.5⋅1015 V-1s-1, which was also observed 
previously [26]. This indicates additional contributions of the 
other charge-carrier scattering mechanisms, e.g., “short-range” 
or “resonant” scattering [14,22]. The effective mobility, which 
includes all the scattering mechanisms, is given by 
Matthiessen’s rule [27]. In this case, it is assumed that the more 
appropriate parameter for characterisation of the graphene and 
interfacial dielectric material quality is the low-field mobility 
derived from the drain-resistance model. 
B. Transit frequency and maximum frequency of oscillation 
 In the analysis below, we establish correlations between the 
high-frequency performance of the GFETs and the 
graphene/dielectric-material quality using µ0 as the overall 
quality indicator. The high-frequency performance of FETs is 
Fig. 3. Different GFET channel transport properties across the silicon chip. (a) 
Drain resistance of the GFET’s versus the gate voltage and inset shows the 
modelling results for the hole branch (line) of a GFET’s. (b) Residual charge-
carrier concentration versus inverse low-field mobility in the GFETs of gate 
lengths 0.5 μm (filled circles), 0.75 μm (open circles), 1 μm (squares), and 2 
μm (triangles), located at different positions on the Si chip. The line 
corresponds to the product n0⋅µ0 = 1.5⋅1015 V-1s-1 [14, 21, 26]. 
(b) 
VGS(V) 
 R DS
(Ω
) (a) 
(b) 
Fig. 4. Small-signal equivalent circuit of a FET. The elements within the 
dashed line box represent the intrinsic part of the transistor [6]. 
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usually characterized by the transit frequency and the maximum 
frequency of oscillation, which are parameters closely related 
to the transistor current and power gains, respectively. 
Analytical approximations for the extrinsic fT and fmax are 
derived from the FET small-signal equivalent circuit shown in 
Fig. 4. The elements within the dashed line box represent the 
intrinsic transistor [6]. gm and rds are the intrinsic 
transconductance and differential drain resistance, respectively, 
Cgs and Cgd are the gate-source and gate-drain capacitances, 
respectively, CPG, CPD and CDS are the external parasitic 
capacitances, respectively, RG, RS, RD and ri are the gate 
resistance, source series resistance, drain series resistance and 
charging resistance of the gate-source capacitance, 
respectively, and LG, LD and LS are the lead inductances. The 
extrinsic fT and fmax can be approximated as [4, 27] 
𝑓𝑓𝑇𝑇 = 𝑔𝑔𝑚𝑚2π(𝐶𝐶𝑔𝑔𝑔𝑔+𝐶𝐶𝑔𝑔𝑔𝑔) 11+𝑔𝑔𝑔𝑔𝑔𝑔𝑅𝑅𝐶𝐶+𝐶𝐶𝑔𝑔𝑔𝑔𝑔𝑔𝑚𝑚𝑅𝑅𝐶𝐶𝐶𝐶𝑔𝑔𝑔𝑔+𝐶𝐶𝑔𝑔𝑔𝑔 + 𝐶𝐶𝑃𝑃𝐺𝐺𝐶𝐶𝑔𝑔𝑔𝑔+𝐶𝐶𝑔𝑔𝑔𝑔,       (3) 
𝑓𝑓max = 𝑔𝑔m4π𝐶𝐶gs 1
�𝑔𝑔ds(𝐷𝐷𝐷𝐷+𝑅𝑅S+𝑅𝑅G)+𝑔𝑔m𝑅𝑅G𝐶𝐶gd𝐶𝐶gs,               (4) 
where gds=1/rds is the intrinsic differential-drain 
conductance. We estimated the capacitances as Cgs=0.5CoxLgWg 
and Cgd=kCgs, where Cox=3 fF⋅µm-2, Wg is the gate width and k 
is the fitting parameter, taking into account the decrease in 
charge-carrier concentration at the drain side [4, 27, 28]. The 
estimated capacitance values Cgs= 0.47 fF and Cgd=0.23 fF 
differ less than 5% from those found using S-parameters 
measurements in our previous work [29]. The resistances are 
estimated as RS=RC/2, ri=1/(2gm), RG= RshWg/(3Lg) and 
Rsh=0.08 Ω for the gate electrode-sheet resistance [4, 27]. The 
parasitic gate-pad capacitance formed between the gate pad and 
the low-conductive surface of Si was found by delay-time 
analysis to be CPG≈8 fF [4, 8]. Fig. 5 shows the extrinsic fT and 
fmax of GFETs located at different positions on the Si chip versus 
the corresponding values of µ0. There are dependencies 
between the graphene quality and the high-frequency 
performance of the GFETs. In general, fT and fmax increase in 
the range of approx. 20-40 GHz with µ0 varying in the range of 
approx. 600-2000 cm2/Vs, which is larger than the deviations 
from the corresponding modeled dependencies. 
In the following sections, we analyze these relationships via 
the corresponding dependencies of the equivalent circuit and 
material parameters, i.e., gm, gds, RC, n and the effective velocity 
(υ) and saturation velocity (υsat) of the charge carriers on the 
low-field mobility. The analysis allows for evaluation of the 
relative effects of each parameter and thus clarifies the paths for 
further improvement of the GFET high-frequency performance. 
The experimental dependencies of fT and fmax on µ0 can be fully 
explained by the corresponding dependencies of gm, gds and RC 
found via semi-empirical models. In the analysis below, we 
assume that the intrinsic and extrinsic capacitances are constant. 
 
C. Velocity, saturation velocity and transconductance 
The charge carrier velocity in the GFET channel starts to 
saturate around an intrinsic electric field (Eint) of 104 V/cm [8, 
30]. We apply a model that assumes that the saturation velocity 
is limited by the inelastic emission of optical phonons (OPs) 
and can be approximated as [8, 30] 
υsat = 2π ωOP√π𝑛𝑛 �1 − ωOP24π𝑛𝑛υ𝐹𝐹2 1𝑁𝑁OP+1                (5) 
where ℏωOP is the OP energy, NOP=1/[exp(ℏωOP/kBT)-1] is the 
phonon occupation, υF≈108 cm/s is the Fermi velocity and kB is 
Boltzmann’s constant. We ignore the effects of self-heating and 
assume a constant ambient temperature of 295 K. We verified 
the velocity saturation model in our previous work (Ref. 4) via 
simulations of the extrinsic fT and fmax of GFETs with different 
gate lengths in the range of 0.5-2 µm, revealing good agreement 
with the experimental data. 
Fig. 6(a) shows the saturation velocity of the charge carriers 
in the GFETs, located at different positions on the Si chip, 
versus corresponding values of the low-field mobility. The 
saturation velocity is calculated using Eq. (5) and the n 
calculated using Eq. (2). It can be seen that the υsat increases 
from approximately 1⋅107 cm/s to 2.5⋅107 cm/s in the studied µ0 
range. The dependencies between υsat and µ0 are in agreement 
with our previous observations, indicating that the effective 
saturation velocity is not directly limited by the OPs of the 
impurities but rather reduced due to the increased residual 
concentration of the charge in the GFETs with a higher-
Fig. 5. High frequency performance of different GFETs and the 
corresponding low field mobility. Extrinsic transit frequency (fT) (a) and 
maximum frequency of oscillation (fmax) (b) of the GFETs located at different 
positions on the Si chip, versus the corresponding values of low-field mobility 
(µ0). The solid lines are the models given by Eqs. (3)-(4) and corresponding 
polynomial fit dependences of the gm, gds, and RC, from Figs. 7-9. The dotted 
lines are a linear fit of the models. 
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impurity concentration [8]. The effective velocity of the charge 
carriers is calculated as [31] 
υ = µ0𝐸𝐸int
�1+�
µ0𝐸𝐸int υsat� �
𝛾𝛾
�
1
𝛾𝛾
                               (6) 
where Eint=(VDS-IdsRC)/Lg, Ids is the drain-source current, and 
γ=3 is the fitting parameter for the υ dependence on Eint found 
via delay-time analysis [8]. Fig. 6(a) shows the velocity of the 
charge carriers in the GFETs, calculated using Eq. (6), versus 
the corresponding values of the low-field mobility. It can be 
seen that the difference between the υsat and υ is less than 10% 
in the whole range of the low-field mobility. Therefore, one can 
assume that, in all the studied GFETs with different graphene 
quality and at a VDS corresponding to the highest measured fT 
and fmax, the effective velocity is relatively saturated.  
The intrinsic transconductance is calculated as [27] 
𝑔𝑔m = υ⋅(𝐶𝐶gs+𝐶𝐶gd)𝐿𝐿g              (7) 
Fig. 6(b) shows the transconductance, calculated using Eq. 
(7), versus low-field mobility in the GFETs located at different 
positions on the Si chip. gm increases with µ0, following the υ 
dependence, from approximately 6 mS to 14 mS. The solid line 
in Fig. 6(b) is the second-order polynomial fit of the calculated 
gm on the µ0 dependence and is applied in the further analysis 
for the models of fT and fmax versus µ0 using Eqs. (3)-(4). Fig. 
6(b) includes also a gm value found from S-parameters 
measurements scaled from our previous work using similar 
Theagreement with the dependence. 
D. Drain conductance 
Fig. 7(a) shows the drain-current density, calculated as jds = 
Ids/Wg, versus the intrinsic-drain field measured at the GFET 
with µ0=1800 cm2/Vs and highest fT and fmax; see Fig. 5. It can 
be seen that jds reveals a pronounced kink at the drain field of 
approximately 104 V/cm. We assume that the kink is associated 
with both the carrier velocity saturation, which typically occurs 
at the intrinsic drain fields of approximately 104 V/cm [8, 30], 
and the formation of a region with the residual concentration of 
the charge carriers at the drain side of the channel [6, 32, 33]. 
The field at the drain side corresponding to the kink voltage is 
large enough for velocity saturation [32]. Since the optimal 
field for the highest measured fT and fmax is typically above that 
of the gds minimum, we assume that the velocity saturates at 
each point along the channel. 
The complete drain-current saturation is prevented by 
channel ambipolarity due to a missing bandgap [6, 32]. The 
solid line in Fig. 7(a) is a third-order polynomial fitting curve, 
which is used to calculate the differential drain conductivity as 
σds = ∂jds/∂Eint. Fig. 7(a) shows the corresponding dependence 
of σds on the intrinsic drain field. It can be seen that the σds 
dependence reveals a minimum corresponding to the kink on 
the jds dependence. The optimal field for the highest measured 
fT and fmax is typically above that of the σds minima, which can 
be explained by counterbalancing contributions of the other 
equivalent circuit parameters; see Eqs. (3)-(4). Fig. 7(b) shows 
Fig. 7. (a) The drain-current density (jds) and differential-drain conductivity 
(σds) versus the intrinsic-drain field measured at the GFET with 
µ0=1800 cm2/Vs. The solid line is a third-order polynomial fitting curve. (b) 
The drain conductance versus the low-field mobility in the GFETs located at 
different positions on the Si chip. The line is a second-order polynomial fitting 
curve. The open circle is from previous studies after de-embedding [29]. 
Fig. 6. Higher saturation velocity and transconductance with improved low-
field mobility. (a) The saturation velocity (υsat) (circles), calculated using 
Eq. (5), and the carrier concentration calculated from Eq.(2) and the velocity 
(υ) (squares), calculated using Eq. (6), versus the low-field mobility in the 
GFETs located at different positions on the Si chip. The lines are the 
polynomial fitting curves. (b) The transconductance, calculated using Eq. (7), 
versus low field mobility in the GFETs, located at different positions on the 
Si chip. The line is a second order polynomial fitting curve. The open circle 
is from previous studies after de-embedding [29].   
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the drain conductance, calculated as gds=σds⋅(Wg/Lg) 
corresponding to the drain fields of the highest measured fT and 
fmax, versus the low-field mobility in the GFETs, located at 
different positions on the Si chip. As can be seen, the gds 
increases with µ0 in the studied mobility range. The solid line 
in Fig. 7(b) is the second-order polynomial fit, which is applied 
in the further analysis for the models of the fT and fmax versus µ0 
using Eqs. (3)-(4). Fig. 7 (b) also includes a gds value found 
from S-parameters measurements scaled from our previous 
work using similar technology and GFET design (Ref. 29). 
which is in very good agreement with the dependence. 
E. Contact resistance 
Fig. 8 shows the sum of the source and drain contact 
resistance, evaluated via fitting the drain-resistance model, see 
Eq. (1), to the GFET transfer characteristics versus the low-field 
mobility in the GFETs located at different positions on the Si 
chip. The RC decreases with µ0, from approx. 30 Ω down to 
10 Ω, in the studied mobility range. The solid line in Fig. 8 is 
the second-order polynomial fit, which is applied in the further 
analysis for the models of the fT and fmax versus µ0 using Eqs. 
(3)-(4). 
In this work, the lowest measured RC≈10 Ω corresponds to 
the specific width-contact resistivity ρc=(RC/2)⋅(Wg) 
≈150  Ω⋅µm. In GFETs, the RC is the combination of the 
contact-resistance parts associated with those of the ungated 
regions and the graphene/metal junctions and is defined as: 
𝑅𝑅C = 𝑅𝑅mg + 𝑅𝑅ung,          (8) 
where Rmg is the metal/graphene junctions’ resistance and 
Rung is the ungated region resistance. It can be shown, by 
separating the Rung, that the values of Rmg are lower than those 
of the lowest previously published for both top and edge 
graphene/metal contacts, including perforated ones, which are 
typically above 100 Ω⋅µm [34-37].  
For comparison, the state-of-the-art silicon metal-oxide-
semiconductor field-effect transistors (MOSFETs) require a 
contact resistivity of 80 Ω⋅μm per contact, which is 
approximately 10% of the on-state resistance of the transistor 
[38,39]. In our GFETs with the lowest RC, the contact resistance 
per contact, i.e., RS or RD, is approximately 5 Ω. As shown in 
Fig. 3(a), it is less than 10% of the RDS at approximately VDir-
0.5 V, which is the gate voltage typical for the highest measured 
fT and fmax. We confirmed the extremely low contact resistance 
in our GFETs by using the transfer-length method (TLM) and 
specifically designed and fabricated TLM test structures on the 
same Si chip (see Section II). The average specific width-
contact resistivity found by the TLM analysis is approximately 
95 Ω⋅µm, which is in good agreement with that of the 
ρmg=(Rmg)⋅(Wg) ≈90 Ω⋅µm calculated by separating the Rung. 
So far, the increase in transconductance and differential-
drain conductivity with mobility and a decrease in contact 
resistance with mobility have been observed. As shown in 
Fig. 5, an increase in fT and fmax with mobility is observed owing 
to an increase in gm and a decrease in RC, but proportionate 
effects of these parameters on fT and fmax are diminished owing 
to an increase in gds with mobility. The solid lines in Fig. 5 
represent the fT and fmax values modeled using Eqs. (3)-(4) 
versus µ0 and the corresponding polynomial functions of gm, gds 
and RC found as fits to the experimental data shown in Figs. 7-
9. The good agreement between the experimental trends and 
modeled dependencies of fT and fmax verify the analytical 
approximations given by Eqs. (3)-(4), as well as the models 
used for calculations of gm, gds and RC.  
F. Guidelines for improving the high frequency performance 
Finally, a relative sensitivity analysis was performed to 
determine the most influential equivalent circuit parameters for 
improving the current state-of-the-art GFET technology. The 
partial effects of the equivalent-circuit parameters on fT and fmax 
are analyzed. The relative sensitivity is defined as the ratio of 
the relative change in the function to the relative change in the 
variable [40] 
𝑆𝑆𝑓𝑓 = (𝜕𝜕𝑓𝑓𝑓𝑓 ) (𝜕𝜕𝜕𝜕
𝜕𝜕
)�                            (9) 
where Sf denotes the relative sensitivity, f denotes the fT or fmax 
and p denotes the parameters gm, gds and RC. The relative 
Fig. 9. Most critical equivalent circuit parameters. A bar chart presenting the 
relative sensitivity of extrinsic transit frequency (fT) and maximum frequency 
of oscillation (fmax) to the equivalent-circuit parameters gm, gds and RC at 
mobility of 2000 cm2/Vs. The transconductance is the most important 
parameter in order to improve the fT and fmax. 
Fig. 8. Lower contact resistance with improved quality of the graphene 
channel. The contact resistance (RC) (the sum of metal/graphene junction 
resistances and ungated region resistances) versus low-field mobility in the 
GFETs located at different positions on the Si chip. The lines are second-order 
polynomial fitting curves. 
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sensitivities are calculated using analytical expressions of 
partial derivatives of fT and fmax given by Eqs. (3) and (4) and 
values of corresponding parameters given by fitting curves in 
Fig. 6-8. Fig. 9 shows a bar chart of the relative sensitivities of 
fT and fmax to gm, gds and RC at a low-field mobility of 
2000 cm2/Vs. The variations in fT and fmax are governed mainly 
by variations in gm. The negative effects of gds and RC on fT are 
comparable and less than those of gm. The effect of RC on fmax 
is negligible. According to our analysis, the sensitivities show 
the same relationships in the whole studied mobility range and 
above the mobility of 2000 cm2/Vs. It is clear that the most 
effective way of increasing fT and fmax is by increasing the 
transconductance. 
  Since, according to our sensitivity analysis, the gm is the most 
influencing parameter, an effective way of increasing fT and fmax 
is by increasing the transconductance. An approach of 
increasing gm in GFETs with the same design and dimensions is 
the selection of channel dielectric materials with higher optical 
phonon energies [7, 8, 32]. This will result in an increase in 
saturation velocity and thus gm; see Eqs. (5)-(7). For example, 
the Al2O3 and hBN optical phonon energies are 87 meV and 
100 meV, respectively [7, 18]. According to our calculations, 
replacing SiO2 with Al2O3 or hBN will result in an increase in 
saturation velocities up to 3⋅107 cm/s and 5⋅107 cm/s and fmax of 
the GFETs up to 100 GHz and 150 GHz, respectively, at the 
same Lg=0.5 µm [7, 8]. According to our analysis, the 
differential drain conductivity gds, in the velocity saturation 
mode, should not increase much in the GFETs with higher 
saturation velocity.  
IV. CONCLUSIONS 
In conclusion, we have performed a comprehensive study of 
the relationship of the high-frequency performance of GFETs 
to the channel transport properties. The latter is to a large extent 
affected by the quality of the graphene and surrounding 
materials. An almost linear relationship between the high-
frequency parameters of GFETs and low-field mobility was 
observed and is explained theoretically using a methodology 
based on the small-signal equivalent circuit model with 
parameters extracted from the low-field drain resistance model 
and the charge-carrier velocity saturation model. The 
relationship observed was governed mainly by the 
transconductance and the drain output conductance, while the 
contact resistance appeared to have a rather weak influence. 
The results indicate that the most promising approach for 
improving GFET high-frequency performance is by increasing 
the transconductance. In particular, the relatively high drain 
conductance in GFETs can be counterbalanced by achieving 
high transconductance. In addition to scaling the gate length, an 
approach for increasing fT and fmax is by encapsulating the 
graphene channel with dielectric material with reduced 
charged-impurity density and higher optical-phonon energy 
than that of SiO2, resulting in higher saturation velocity and thus 
higher transconductance. 
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